This paper presents an instruction-driven adaptive clock management scheme using a dynamic phase scaling (DPS) operation and compiler-assisted cross-layer design methodology for a low power ...

Low power clock tree optimization method is proposed for clock buffer/inverter reduction. Redundant clock buffer can be found and deleted by “driving redundant” check and timing check. In inverter ...