Abstract: In this paper, an optimum stage ratio (tapering factor) for a tapered CMOS inverter chain is derived to minimize the product of power dissipation and jitter variance due to device mismatch.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results